FIG.1




FIG.2




FIG.3




FIG.4




FIG.5




FIG.6

<u>1a</u>




FIG.7




FIG.8




FIG.9




FIG.10




FIG.11




FIG.12




FIG.14




FIG.15





FIG.16






FIG.18






FIG.19





FIG.13




PRIOR ART

10a

11

10b

L→ XXI






FIG.23

PRIOR ART

1a

S

A 3 4 3 4 3 4

MEMORY ARRAY REGION LOGIC CIRCUIT REGION